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ABSTRACT In this article, a novel three-phase asymmetrical multilevel inverter is presented. The proposed
inverter is designed with an optimal hardware components to generate three-phase nineteen output voltage
levels. The proposed inverter exhibits various advantages like a suitable output voltage waveform with
improved power quality, lower total harmonic distortion (THD), and more moderate complexity, reduction
in cost, reduced power losses, and improved efficiency. A comparison of the proposed topology in terms
of several parameters with existing methods illustrates its merits and features. The proposed inverter tested
with steady-state and dynamic load disturbances. Various experimental results are included in this article
to validate the performance of the proposed inverter during various extremities. In addition, a detailed
comparison is tabulated between simulation and experimental results graphically. The proposed inverter
has been stable even during load disturbance conditions. The simulation and feasibility model are verified
using a prototype model.
INDEX TERMS Multilevel inverter (MLI), total harmonic distortion, asymmetrical multilevel inverter.
I. INTRODUCTION
The multilevel inverter is gaining a lot of importance in
industrial and high-power applications because of the usage
of low-level inverter results in an output with more signif-
icant harmonics. So, the research and study of these mul-
tilevel inverters are gaining a lot of importance. There are
different methods to realize the working of multilevel invert-
ers [1]–[6]. The most prominent among these topologies is
neutral point clamped inverters, the flying capacitors, and the
cascaded inverters [2]. These topologies are aided with dif-
ferent switching patterns like single pulse width modulation
SPWM, multi-carrier pulse width modulation MCPWM, and
staircase modulation technique to achieve AC output voltage
waveform with lower harmonics. With an increased number
of levels of the inverter, the THD improves. In a neutral point
clampedmethod [7]–[9], diodes are used to facilitate multiple
voltage levels to the capacitor bank connected in cascade
The associate editor coordinating the review of this manuscript and
approving it for publication was Atif Iqbal .
mode via various phases. The diodes are the clamping devices
that allow limited voltage to transfer through them, reducing
the stress from other devices. The peak voltage of these
inverters is half of the energy supplied, which is one shortfall
and the same can be eliminated by aggregating the number
of diodes, switches, and condensers, the output voltage is
limited and for over three-levels the charge balance gets
disturbed. The applications of these inverters include static
Var compensation, variable motor speed drives, high voltage
DC and AC transmission lines, high voltage system inter-
connection. Flying capacitors [10] topology is quite simi-
lar to the diode-clamped multilevel inverter, but capacitors
clamping devices in this method, unlike the diode-clamped
MLI [23]–[39].
In recent past, modular multilevel converters (MMC) are
suited for high-voltage applications and these are introduced
with various sub-modules, where each sub-module comprises
two switches with a DC capacitor. The switching losses and
harmonics are less. Number of switches and capacitors are
used in this topology, which increases the control complexity
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FIGURE 1. Proposed Three-Phase Configuration of 19MLI.
and cost [11], [12]. There are three types of multilevel invert-
ers neutral point clamped (NPC) [13], Cascade H-bridge
inverter (CHB) [14] and flying capacitor (FC) [15]. Number
of switches and clamping diodes are used in diode-clamped
inverter for higher levels, moreover the balancing of capac-
itors is a challenging task as these are connected in series.
Even for higher levels, larger number of capacitors are
used in flying capacitor where the balancing of voltage is
complex [16].
The advantage of symmetric structures is modularity that
can able to design and extend easily. Two such inverter
structures are presented in [17], [18], where the mixture of
basic units and H-bridge used based on non-isolated DC
sources require number of switches, increases the control
complexity, size and cost. A new multilevel inverter topology
with insulated driver circuit and reduced number of switches
has been presented in [19]. In addition, the calculation of
DC voltage sources is proposed, and it comprises four high
rating switches. This requires a bi-directional switch for the
blocking voltage and conducting current in both directions.
In [20], a three-phase multilevel inverter suited for elec-
trical drive applications has been presented. Counterpart of
the CHB inverters, power cells are cascaded, and each cell
is having two series legs. The design equations for the load
voltage with steps carried out using pulse-width modulation
phase shifting multi-carrier modulation technique are ana-
lyzed. There are several DC voltage sources in this topology
results in the increase in the total cost of the inverter which is
a disadvantage of this structure.
A new topology of multilevel inverter is presented in [21].
This structure mainly focuses on reducing the power tran-
sistors regarding the number of levels. Various equations
are derived mathematically. This requires a bi-directional
switch for the blocking voltage and conducting current in both
directions.
This article presents a reduced circuit part for renewable
energy applications, counting inverter topology at nineteen
levels. This manuscript presents a 19-level asymmetric cas-
caded MLI with reduced DC sources and switches with
relativity low THD. The proposed inverter is implemented
FIGURE 2. Proposed Phase Leg-A Configuration of 19MLI.
and tested only with a resistive, inductive load, and dynamic
variations in the load from R to L and vice versa. The anal-
ysis of total standing voltage can be done [22]. During the
dynamic load period conditions, the proposed inverter is well
stabilized [23]–[41], and this inverter is suitable for renewable
energy applications [23]–[41].
The article was structured as follows. Section II that fol-
lows cans the details of the proposed topology of 19-levels.
Part III presents the parameter calculations, section IV
presents the loss and efficiency, section V presents TSV cal-
culation, and section VI and section VII present the findings
of the analysis and experiment along with the simulation
results.
II. PROPOSED THREE-PHASE ASYMMETRICAL INVERTER
TOPOLOGY
The proposed three-phase 19-level-inverter is shown in Fig.1.
The topology proposed for each phase comprises two bidirec-
tional and nine unidirectional power semiconductor switches
for each phase leg is shown in Fig.2. The bidirectional
switches are used to avoid short-circuits and to block currents
in both directions for the DC supply. In this topology, usually,
the desired voltage is realized from different DC voltage links
or sources. Based on the DC sources, the cascaded MLIs are
classified as symmetrical(equal) and asymmetrical(unequal)
inverters. In symmetrical type, the voltage of the DC links is
held at the same level. The demerit of symmetrical topology
is that with the increase in output voltage levels, the num-
ber of switches also increases. In order to overcome this,
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TABLE 1. Conduction states of switches.
the DC links are supplied with unequal voltages called the
asymmetrical topology. In the proposed 19 level asymmet-
rical MLI, the switches are selected based on the strategy
in avoiding short circuit in the specified path of current
traversal. The initial level is got by conducting the switches
S3, S5, SA, TA and TB forming a closed path precisely
without short circuit. In this mode of operation, the block-
ing voltage of switches is in calculating the total standing
voltage. In the second mode of operation, the switches S2,
S5, SA, TA, TB are in conduction. These are selected for
avoiding the short circuit, and even the addition of maximum
blocking voltages of each semiconductor switch is lesser in
value, which results in less TSV and cost effective. Similarly,
the switch selection patterns up to 19 level are represented
in Table.3. Based on this look-up table, the switches are
selected based on the above conditions in which the overall
loop of conduction of switches provides an efficient operation
of an inverter with less standing voltage across switches.
The proposed topology is implemented with three unequal
DC sources namely, V1=133.5, V2=44.5V, and V3=222.5V
and load resistance 100 ohms, respectively. The switch-
ing losses in the system depend on switching frequency,
which is less because of the reduced voltage. This topol-
ogy also comprises the combining of various switches to
enhance the efficiency of the inverter. The switching states
for the proposed inverter are tabulated in Table 1. The pro-
posed inverter phase A and modes of operation are shown
in Fig.3 to 21, respectively. In Mode-1, the power switches
S3, S5, SA, TA, and TB are turn-on(conduction state) and
remaining switches will turn-off then, the output voltage
is the sum of VO=V1 + V2 + V3=+400.5V at the load
ends. In Mode-2, the power switches S2, S5, SA, TA, and
TB are turn-on(conduction state) and remaining switches will
turn-off then, the output voltage is the sum of VO=V1+V3 =
+356V at the load ends. In Mode-3, the power switches
S2, SA, SB, TA, and TB are turn-on(conduction state) and
remaining switches will turn-off then, the output voltage is
the sum of VO=V1−V2+V3 = +311.5V at the load ends.
FIGURE 3. Mode-1 VO = V1 + V2 + V3 = +400.5V.
In Mode-4, the power switches S1, S3, S5, TA, and TB
are turn-on(conduction state) and remaining switches will
turn-off then, the output voltage is the sum of VO=V2+V3 =
+267V at the load ends. In Mode-5, the power switches
S1, S2, S5, TA, and TB are turn-on(conduction state) and
remaining switches will turn-off then, the output voltage is
VO=V3 = +222.5V at the load ends. In Mode-6, the power
switches S3, S4, SA, TA, and TB are turn-on(conduction
state) and remaining switches will turn-off then, the output
voltage is the sum of VO=V1+V2 = +178V at the load
ends. In Mode-7, the power switches S2, S4, SA, TA, and
TB are turn-on(conduction state) and remaining switches will
turn-off then, the output voltage is VO=V1=+133.5V at the
load ends. In Mode-8, the power switches S2, S4, S5, SA,
SB, TA, and TB are turn-on(conduction state) and remaining
switches will turn-off then, the output voltage is the sum of
VO=V1-V2=89V at the load ends. In Mode-9, the power
switches S1, S3, S4,, TA, and TB are turn-on (conduction
state) and remaining switches will turn-off then, the output
voltage is VO=V2=44.5V at the load ends. In Mode-10,
the power switches TB, and TD are turn-on(conduction state)
and remaining switches will turn-off then, the output voltage
is VO=0V at the load ends. In Mode-11, the power switches
S1, S3, S4,, TC , and TD are turn-on(conduction state) and
remaining switches will turn-off then, the output voltage is
VO = −V2 = −44.5V at the load ends. In Mode-12,
the power switches S2, S4, S5,, SA, SB,, TC , and TD are turn-
on(conduction state) and remaining switches will turn-off
then, the output voltage is the sum of VO = −(V1−V2) =
−89V at the load ends. In Mode-13, the power switches S2,
S4, SA, TC , and TD are turn-on(conduction state) and remain-
ing switches will turn-off then, the output voltage is VO =
−V1 = −133.5V at the load ends. In Mode-14, the power
switches S3, S4, SA, TC , and TD are turn-on(conduction
state) and remaining switches will turn-off then, the output
voltage is the sum of VO = −(V1 + V2) = −178V at the
load ends. In Mode-15, the power switches S1, S2, S5, TC ,
and TD are turn-on(conduction state) and remaining switches
will turn-off then, the output voltage is VO = −V3 =
−222.5V at the load ends. In Mode-16, the power switches
S1, S3, S5, TC , and TD are turn-on(conduction state) and
remaining switches will turn-off then, the output voltage is
the sum of VO = −(V2 + V3) = −267V at the load
ends. In Mode-17, the power switches S2, SA, SB, TC , and
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FIGURE 4. Mode-2 VO = V1 + V3 = +356V.
FIGURE 5. Mode-3 VO = V1 − V2 + V3 = +311.5V.
TD are turn-on(conduction state) and remaining switches will
turn-off then, the output voltage is the sum of VO = −(V1 −
V2+V3) = −311.5V at the load ends. InMode-18, the power
switches S2, S5, SA, Tc, and TD are turn-on(conduction state)
and remaining switches will turn-off then, the output voltage
is the sum of VO = −(V1 + V3) = −356V at the load
ends In Mode-19, the power switches S3, S5, SA, TC , and
TD are turn-on(conduction state) and remaining switches will
turn-off then, the output voltage is the sum of VO = −(V1+
V2+V3) = −400.5V at the load ends. The expected (typical)
output and gate pulse waveform are shown in Fig.22 and
simulation output voltage, current, THD, and gate pulses are
generated by staircase pulse width modulation technique are
shown in Fig.23 to Fig.27 respectively. The proposed 19 level
asymmetrical MLI is designed in such a way that the desired
output voltage to be 400V. This can be achieved by the proper
design of DC sources, such as V1=133.5V, V2=44.5V and
V3=222.5V based on the number of levels and proposed
topology. The selection of bidirectional switches at a specific
location avoids the short circuit and blocks the current in both
directions for aDC supply. The selectedDC sources are tested
with various modes of operation based on the conduction of
switches regarding the switching frequency, and the expected
output is achieved, which is explained in Table.1.
A. DEVELOPMENT OF POTENTIAL MLI PARAMETERS
Parameters for the proposed topology circuit are set as:
The switches number(No. of switches) are calculated as;
N_switches = 3k + 2 (1)
If k is the no. of sources, then the switches no. of switches=
3 * 3 + 4 = 13 by taking k=3.
FIGURE 6. Mode-4 VO = V2 + V3 = +267V.
FIGURE 7. Mode-5 VO = V3 = +222.5V.
FIGURE 8. Mode-6 VO = V1 + V2 = +178V.
FIGURE 9. Mode-7 VO = V1 = +133.5V.
The sources no. of are calculated as:
N_source = k (2)
Then the sources are N_source=3, taking k=3
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FIGURE 10. Mode-8 VO = V1 − V2 = 89V.
FIGURE 11. Mode-9 VO = V2 = 44.5V.
FIGURE 12. Mode-10 VO = 0V.
FIGURE 13. Mode-11 VO = −V2 = −44.5V.
Then the level no. of is Nlevel=2(23 + 3) = 19 with k=3








Then the voltage of the output is
Voutput=(23 + 1) ∗ 44.5 = 400.5V , taking k=3 and
V2=Vdc=44.5V.
FIGURE 14. Mode-12 VO = −(V1 − V2) = −89V.
FIGURE 15. Mode-13 VO = −V1 = −133.5V.
FIGURE 16. Mode-14 VO = −(V1 + V2) = −178V.
FIGURE 17. Mode-15 VO = −V3 = −222.5V.
III. POWER LOSS AND EFFICIENCY CALCULATION OF MLI
The losses can be calculated in both cases, the losses of
conduction and losing switching are the two key losses that
follow switches. The conduction losses can be got as follows;
PCl_IGBT (t) =
[
V_IGBT + R_IGBT iα (t)
]
i(t) (5)
where VIGBT is IGBT forward voltage drop, and V_d is
diode drop forward voltage. The α is a constant for the
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FIGURE 18. Mode-16 VO = −(V2 + V3) = −267V.
FIGURE 19. Mode-17 VO = −(V1 − V2 + V3) = −311.5V.
FIGURE 20. Mode-18 VO = −(V 1+ V 3) = −356V.
FIGURE 21. Mode-19 VO = −(V1+ V2+ V3) = −400.5V.
IGBT specification [41], [42], and R_IGBT is the equivalent
resistance of the IGBTs and R_d is the equivalent resistance
of the diodes [41], [42]. The average value of the conductive
power loss (P_cl) of the multilevel inverter can be given as
follows [41], [42], considering that the current path includes







N_IGBT (t)P_cl,IGBT (t) dt
]
(6)
FIGURE 22. Expected (Typical) Output and Gate pulse waveform
of 19 MLI.
Switching loss can be calculated according to the capacity
used in the switches. Losses may be got depending on the
turn-on and turn-off times of the switches. The losses from
switching can be estimated based on linear differences in
switching current and voltage. The energy figures are: Where
En_on and En_off are respectively the witch k turn-ON and
turn-OFF losses. The losses from switching are equal to the











The total power losses calculated as follows (P_total loss)
P_total loss = P_cl + P_sl (8)








where the output power and the input power are P_out and
P_in, respectively.
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FIGURE 23. Simulation Gate pulse waveforms of 19 MLI.
FIGURE 24. Simulation Three-Phase output waveform of 19 MLI.
Can estimate the output power as follows;
P_out = V_rms ∗ I_rms (10)
Using equation (10) (V_rms =282.4V & I_rms=2.828A)
the experimental output power of 799.87 W is got. For
measurement, the parameter values are taken from the
IGBT CM75DU-12 datasheet [41], [42]. The V_switch value
(0.6V) is taken from the plot of performance characteristics
and RIGBT is 0.4-ohm, turn-on delay as 100 ns, turn-on up
time as 250 ns, turn off delay time as 200 ns and turn off
fall time as 300 ns for 11 switches [41], [42]. The proposed
inverter architecture would require 37 measures in one full
cycle. The conduction losses are determined by using equa-
tion 1; P_cl = 53.854 W , and E_on, E_,off are 0.124W and
FIGURE 25. Simulation Phase Leg-A output waveform of 19 MLI.
FIGURE 26. Simulation Phase Leg-A output voltage & current waveform
of 19 MLI.
0.1625W respectively, from equation 7 the switching losses
are 0.2865 W , therefore, the total losses are calculated during
the conduction time and switching time by using equation 8
is 54.14W, finally from equation 9 efficiency is 93.67%.
IV. COMPARISON WITH RECENT INVERTERS
The proposed inverter contrasted with related topologies
of new inverters. Table.2 and Fig.28 to Fig.34 provides a
comparison of different component parameters such as sev-
eral electrical power switches (NSW), several DC sources
(NDCS), driver circuits (NDC), clamping diodes (NCMP),
clamping capacitors (NCP), efficiency(Eff), TSV, THD and
higher output voltage levels required for the inverter pro-
posed. thirteen power switches and three DC sources were
used in this topology. Next, the sum of gate driver circuits
is thus the same as the number of switches. Then, compared
VOLUME 8, 2020 212521
C. Dhanamjayulu et al.: New Three-Phase Multi-Level Asymmetrical Inverter With Optimum Hardware Components
FIGURE 27. Simulation THD of 19 MLI.
TABLE 2. Comparison of proposed with existing MLIs.
FIGURE 28. Comparison of Recent Inverters vs Proposed MLI with
NWS(No. of Switches).
to existing topologies, the suggested asymmetrical topology,
each part was calculated for a similar voltage level. While all
current topologies will need 10 to 22 switches [43]–[48] and
1 to 8 DC sources to provide an output voltage of 19 rates,
the proposed topology needs only 13 switches and three
sources with low THD. Compared with traditional topology,
the drastically reduced need for switches in the proposed
topology to produce better results makes it more suitable
FIGURE 29. Comparison of Recent Inverters vs Proposed MLI with
NDCS(No. of Sources).
FIGURE 30. Comparison of Recent Inverters vs Proposed MLI with
NDC(No. of Drivers Circuits).
FIGURE 31. Comparison of Recent Inverters vs Proposed MLI with
NCMP(No. of Clamping diodes).
for a potential renewable application. Since the DC-link
condensers are not required for the proposed topology, they
are free from the question of voltage balance. Besides that,
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FIGURE 32. Comparison of Recent Inverters vs Proposed MLI with THD.
FIGURE 33. Comparison of Recent Inverters vs Proposed MLI with EFF.
FIGURE 34. Comparison of Recent Inverters vs Proposed MLI with
TSV(Total Standing Voltage).
it doesn’t require any capacitor clamping and diodes clamp-
ing. Every topology, therefore, has its own merits and demer-
its. The topology suggested has several benefits, such as
fewer switching devices, DC source count and driver circuits,
and a minimum number of switches per voltage point. For
asymmetric topology, the value of 3.89 percent total har-
monic distortion (THD) follows the IEEE 519 requirement.
Therefore, it concluded that the proposed topology requires
a minimum switch count using both high and fundamental
switching frequencies, thus minimizing power losses and
costs.
V. TSV (TOTAL STANDING VOLTAGE) CALCULATION
The maximum voltage stress across all switches is the impor-
tant parameter for the topology, and it can be represented as
the total standing voltage (TSV), which is equal to the sum of
maximumvoltage stress across the switches [49], [50]. This is
an important factor for the selection of switches. Total stand-
ing voltage (TSV) is the term which is determined regarding
the blocking voltages across all the switches with all voltage
levels considered. The voltage stresses across each pair of the
complementary switch will be same. However, the TSV is
calculated for the proposed topology and is compared with
various topologies and found to be the best in having the less
standing voltage because of which the losses get decreased.
As the blocking voltage capability is less, the rating of the
switches is fewer results in cost effective. The voltage stress
of the switches in different units is given as: The bidirec-
tional switch voltages are VSbi=Vi and the unidirectional
switch voltages are VSuni=2Vi where is i =1,2. . . . . .n and
n is the number of complementary switches. With tertiary
mode, the maximum output voltage (Vo,max) of the proposed
topology is:
Vo,max = 400V (11)
The total standing voltage (TSV) is an important factor for the
selection of switches. TSV is the addition of the maximum
blocking voltage across each semiconductor device [22].
The look-up table for 19-level inverter is shown In Table.3.
Therefore, the voltage across the switches are:
VS1 = 6Vdc
VS2 = VS5 = 10Vdc
VS3 = VS4 = 8Vdc
VTA = VTC = 9Vdc
VTB = VTD = 10Vdc
The voltage stress of unidirectional switches of a bidirectional
switch is given as: VSA=6Vdc and VSB=2Vdc As two unidirec-
tional switches are used for the two bidirectional switches,
blocks the voltage of 8Vdc. Therefore,
TSV =2(VS1+VTD+VTB)+VSA+VSB=52Vdc+8Vdc=60Vdc
(12)
The TSV (total standing voltages) of the proposed inverter is
compared with existing inverters is shown in Fig.34.
VI. EXPERIMENTAL RESULTS
The prototype for 19 level inverter hardware setup systems
is recognized and confirmed it experimentally. Fig. 44 spec-
ifies the prototype of the multilevel inverter proposed for
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TABLE 3. The look up table for 19-level inverter.
FIGURE 35. Experimental Gates Pulses of 19 MLI.
FIGURE 36. Experimental Output waveform of Phase Leg-A 19 MLI.
this. Simulink block sets are dumped in to the digital I/O
ports by dSPACE RTI 1104, and the MATLAB-Simulink is
used to implementing the PWM form of staircase modulation
(for gate pulses). Use 20 output pins, which are calculated
FIGURE 37. Experimental Output voltage & current waveform of 19 MLI.
FIGURE 38. Experimental Output waveform of Three- Phase 19 MLI.
FIGURE 39. Experimental Output waveform of Phase Leg-A with R Load.
using physical I/O ports, and real-time interfacing appli-
cations are facilitated. The pulse is created from the
TLP 250 instrument, which is mined to input the RTI
1104 dSPACE. Gate driver is used to boosting the 5 V
to 15 V PWM pulse setup. The control switch is turned
on with a 15V pulse. The specifications of the prototype
model part are shown in Table 5, the results of the prototype
investigation are verified at a steady-state, load disturbance
situations are conducted with the help of resistive, inductive
loads, and THD is shown in Figures 35 to 43, respectively.
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FIGURE 40. Experimental Output waveform of Phase Leg-A with L(Motor)
Load.
FIGURE 41. Experimental Output waveform of Phase Leg-A with RL Load.
FIGURE 42. Experimental Output waveform of Phase Leg-A with LR Load.
The pulses from the gate produced using Driver Circuit
TLP250 is shown in Figure.35. The steady-state study
was verified with 400 V resistive load (R load), with
4 A attaining output current. The RMS output and voltage
found at 282.84 V and 2.828 A current, respectively. The
hardware tests are shown respectively in Figure.36, Fig-
ure.37, Figure.38 and Figure.39. The experimental proto-
type results show notably that with 19 output voltage levels.
Speciously, the waveform shows that the angle of the transi-
tion between the charge current and the charge voltage is zero.
FIGURE 43. Experimental THD of 19MLI.
FIGURE 44. Prototype Model of 19MLI.
After the achievements of steady-state testing with resistive
load, we presented 400 V motor (inductive value is 98mH
with 50ohm internal resistance) load (loading power factor)
and 6.8 A current. The output current and voltage RMS value
are respectively reached with 282.84 V and current 4.808 A.
The experimental findings are given in Figure.40. The results
show that, with 19 output voltage levels. The phase angle
between the lagging charge current and the lagging load
voltage is shown in the waveform. To be sure, tons rarely
happen distinctly. These can happen continuously in resis-
tive and inductive loads. Typically, where a resistive load is
present, an unforeseen addition of inductive load is likely to
match the resistive load in parallel or vice versa. The output
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TABLE 4. Simulation and experimental results.
TABLE 5. Experimental specification.
voltagemust stay steady even in these circumstances is shown
in Figure.41 and Figure.42. Figure 39, and Figure 40 shows
the experimental voltage THD is 3.89 percent. The experi-
mental component requirements are tabled in Table.5. The
proposed MLI could produce higher voltage outputs with
fewer hardware components and low THD. The proposed
19 MLI is tested experimentally with L (motor), RL and LR
loads. The results got are like simulation. The three-phase
line to line voltage of simulation is 400.5 V whereas 400V
got experimentally in all phases shown in Table.4. The phase
leg-A with equal magnitude are 400V, 4A in both simulation
and experimental results. The output waveform of phase
leg-A is tested with R, motor, RL and LR loads: with R load,
400V, 4A and 798.62W are got at output, with L (motor)
load, 400V and 6.8A are got, In RL load, 400V remains in
both resistive and inductive operation resembling the systems
output is stable, during load disturbance R and L are in paral-
lel. In LR load, 400V remains in both inductive and resistive
operation resembling the stable output, and during the load
disturbance, resistive load is alone in the system. THD in
simulation is 3.7% whereas 3.89% experimentally. The pro-
posed inverter is designedwith optimal hardware components
with improved efficiency, reduced power losses, lower THD
compared to existing MLIs. The proposed inverter well suits
for renewable energy applications.
VII. CONCLUSION
A three-phase nineteen level asymmetric MLI is tested and
implemented. The proposed inverter generates an increased
number of output voltage levels with a lesser amount of DC
sources and power switches. This inverter makes a voltage at
3.89 % THD, and efficiency is 93.67% got according to IEEE
standards. The proposed inverter is tested with study-sate and
dynamic load disturbance. In this article, a reduced part count
of 19-level inverter topology proposed for high-reliability
renewable energy applications. The proposed topology used
the inherent properties of sinusoidal voltages to minimize
part count to improve the efficiency of the inverter without
the sizing of the circuit components. The proposed inverter
balanced well during complex charging (load disturbance)
conditions. This inverter is highly adaptive for high-power
and renewable energy systems.
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